

# Best Available Copy



(19) Europäisches Patentamt  
European Patent Office  
Office européen des brevets



(11) Publication number: 0 508 885 A2

(12)

## EUROPEAN PATENT APPLICATION

(21) Application number: 92400968.1

(51) Int. Cl.<sup>5</sup>: H04L 25/49

(22) Date of filing: 07.04.92

(30) Priority: 08.04.91 US 682059

(72) Inventor: Engelse, Willem  
P.O. Box 373  
Townsend, Massachusetts 01469 (US)

(43) Date of publication of application:  
14.10.92 Bulletin 92/42

(74) Representative: Mongrédiens, André et al  
c/o SOCIETE DE PROTECTION DES  
INVENTIONS 25, rue de Ponthieu  
F-75008 Paris (FR)

(84) Designated Contracting States:  
DE FR GB IT

(71) Applicant: DIGITAL EQUIPMENT  
CORPORATION  
146 Main Street  
Maynard, Massachusetts 01745 (US)

### (54) A synchronous decoder for self-clocking signals.

(57) The invention is a synchronous decoder for self-clocking signals which uses a single, high frequency reference clock signal. The incoming signal is sampled at a very high rate; a shift register temporarily stores the incoming samples. A window pointer register selects a particular bit of the shift register as the output signal. The position of the window pointer is maintained by a feedback loop which tracks any phase error in the incoming signal and shifts the window pointer accordingly. As a result, the output signal remains in phase lock with the incoming signal.

EP 0 508 885 A2

## FIELD OF THE INVENTION

This invention relates to data communications and in particular to a circuit which synchronously detects and regenerates Manchester-encoded signals having a finite packet length.

## BACKGROUND OF THE INVENTION

Peer-to-peer communication environments such as local area networks (LANs) have lately become the technique of choice for interconnecting different types of computer equipment, primarily because of their minimal expense and ease of use.

In a network using the well-known Ethernet signaling technique, the network devices, such as stations, repeaters, bridges, and the like, must include a circuit for receiving and decoding an incoming Ethernet signal. Ethernet signals are self-clocking, Manchester-encoded signals having a finite packet length. Such signals are self-clocking in the sense that they contain both data and clock information, thereby eliminating the need to transmit a separate clock signal. This is accomplished by insuring that a level transition, from zero to one or one to zero, occurs in the middle of every transmitted bit. The time duration of an Ethernet signal is limited by the maximum packet length of 1518 bytes.

Certain known techniques are especially adapted for detecting self-clocking signals. For example, U.S. Patent 4,745,626, issued to Wells, describes a Manchester-encoded signal receiver in which transitions in an incoming signal are detected and then clocked into a shift register. The shift register is clocked by a local clock signal having a frequency which is a multiple of the fundamental data rate of the incoming signal. A logic circuit connected to the shift register determines when phase shifts in the incoming signal occur, so that the incoming data may be decoded without the need for a feedback circuit such as a phase locked loop.

Unfortunately, the lack of feedback in such a circuit means that when the incoming signal drifts more than a slight amount from the local clock, synchronization is easily lost.

Another technique is disclosed in U.S. Patent 4,450,572, issued to Stewart et al., and assigned to Digital Equipment Corporation, the assignee of this application. In Stewart, et al. circuit, a flip-flop, exclusive-OR gate, and delay line separate the data and clock signals. The data signal is fed to a serial shift register clocked by the clock signal; an internal synchronizing circuit re-synchronizes the output of the shift register to an independent clock source.

While this technique works well for its intended purpose, it does have certain shortcomings. In particular, it is asynchronous, in the sense that certain components switch in phase with the clock signal

embedded in the incoming signal, and certain other components switch in phase with a local reference signal having a phase and/or frequency which differs from the embedded clock signal. In other words, a first clock signal is extracted from the Manchester-encoded incoming signal, and then use the first clock signal to sample the incoming signal to recover the input data. Once the data is recovered, the input data is re-timed by sampling it again with a second clock signal, which is a locally generated signal asynchronous to the first clock signal.

The greater the number of asynchronous clock signals in a circuit, the more complicated and expensive it becomes. A particularly vexatious problem in such a circuit is to resolve metastable conditions, which may occur when a flip-flop is clocked before its input signals reach a stable state. This condition is more likely to occur in a circuit where input signals to a flip-flop may change asynchronous to the clock signal driving the flip-flop.

Thus, it would be desirable to minimize the number of asynchronous clock signals in circuits such as an Ethernet signal decoder. In fact, it is preferable for all components of such a circuit to operate in phase with a single local oscillator, which would then minimize the cost and complexity of such a device, while improving its reliability.

## SUMMARY OF THE INVENTION

In brief summary, the invention is a synchronous decoder for self-clocking signals which uses a single, high frequency reference clock signal. The incoming signal is sampled at a very high rate (compared to the Nyquist rate); a shift register temporarily stores the incoming samples. A window pointer register selects a particular bit of the shift register as the output signal. The position of the window pointer is maintained by a feedback loop which tracks any phase error in the incoming signal and shifts the window pointer accordingly. As a result, the output signal remains in phase lock with the incoming signal.

More particularly, the incoming signal is first sampled by feeding it into a high speed shift register. The shift register is clocked at a multiple of the fundamental data rate of the incoming signal, as specified by local reference signal generator.

The shift register has a sufficient number of stages so that the maximum possible offset in frequency between the locally generated reference clock signal and the actual frequency of the incoming data, multiplied by a maximum expected packet duration, is less than the transit time through the shift register. This accommodates the maximum possible phase offset, so that the window pointer will not move beyond either end of the shift register before a packet has been completely received.

A funnel selects a contiguous group of the sam-

ples contained in the high speed shift register. The location of this contiguous group is controlled by the window pointer register; the number of samples in the contiguous group typically corresponds to one half the fundamental bit time in the input signal.

The output of the funnel selector is periodically latched by a window contents register, preferably at a rate equal to the fundamental data rate of the input signal.

Any selected sample in the window contents register is directly usable as the decoded output signal, in which bit transitions are always synchronous to and thus in-phase with the single local reference signal.

The window contents register is also used by a phase detector logic circuit to provide an indication of the instantaneous phase offset of the window pointer. If the phase detector logic determines that multiple transitions or no transitions at all occur within a given window register sample, then it is assumed that synchronization to the incoming signal has been lost.

The instantaneous phase offset provided by the phase detector logic is averaged by a loop filter, which is in turn used to adjust the value of the window pointer register.

There are several advantages to this invention. The combined functions of a Manchester decoder and retiming circuit needed to adjust the difference between the incoming clock signal and a locally generated signal are effectively performed by a simple circuit consisting of a shift register, selector, and digital filter.

By oversampling the input signal, and maintaining a feedback reference pointer into the shift register in synchronism with a local reference oscillator, a simpler design is possible.

By using a single clock and shifting a reference pointer, rather than shifting the frequency or phase of a second clock signal, all the advantages of a single-clock system result.

#### BRIEF DESCRIPTION OF THE DRAWINGS

These and other advantages of the invention will become apparent upon reading the following description of an illustrative embodiment taken in connection with the accompanying drawings, in which:

Fig. 1 is a block diagram of a synchronous decoder according to the invention;

Fig. 2 is a block diagram of a preferred embodiment of the shift register shown in Fig. 1;

Fig. 3 is a function table for the logical operations performed by the phase detector logic shown in Fig. 1; and

Fig. 4 is a block diagram of the loop filter shown in Fig. 1.

#### DETAILED DESCRIPTION OF AN ILLUSTRATIVE EMBODIMENTS

Referring particularly now to Fig. 1, there is shown a multiport Ethernet repeater 2 which makes use of a synchronous decoder circuit 4 in accordance with the invention. The repeater 2 also includes a bi-directional port multiplexer 6 and Manchester encoder 8.

As is true for all multiport repeaters 2 known in the art, the repeater 2 accepts signals appearing on any one of port 0, port 1, port 2, . . . or port n-1, and regenerates them and retransmits them on the other ports. Thus, for example, when a signal is detected on port 1, it is forwarded through the multiplexer 6 to the decoder 4, decoded and then synchronously retimed by decoder 4 as a decoder output signal 5. The output signal 5 is in turn re-encoded by the encoder 8, and forwarded to port 0, port 2, . . . , and port n-1 via the multiplexer 6. For simplicity, the multiplexer 6 has not been detailed in Fig. 1, but it should be understood that it maintains all necessary two-way connections between the ports, the synchronous decoder 4, and the encoder 8.

A synchronous decoder circuit 4 according to the invention includes a local clock generator 12, a synchronous digital frequency divider 14, and a synchronous sampler 16. The decoder 4 is shown embodied in an Ethernet repeater 2 in Fig. 1, but it is understood that other applications for the decoder 4 are possible, wherever a synchronous decoder for a self-clocking signal is required.

The clock generator 12 provides a local reference signal 13 which is in turn divided by the frequency divider 14 to provide several synchronous clock signals 17. The synchronous clock signals 17 are used to greatly oversample an input signal 15 provided by the multiplexer 6.

For example, input signal 15 is Manchester-encoded at a fundamental bit rate of 10 MHz, with a phase transition guaranteed in the center of every fundamental bit interval of 100 nanoseconds (ns). In that case, the digital frequency divider 14 provides clock signals 17 which sample the input signal 15 at an effective rate of 160 MHz.

The synchronous sampler 16 includes a serial shift register 18, a funnel selector 20, a window contents register 22, a phase detect logic circuit 24, a loop filter 26, a window pointer register 28, and an initialization logic circuit 30. The various components of the synchronous sampler 16 are clocked by the synchronous clock signals 17 as described below.

Briefly, the window contents register 22, phase detect logic 24, loop filter 26, and window pointer register 28 maintain the position of the funnel selector 20 so that a zero-to-one or one-to-zero transition is always present in the bit position nearest the middle of the window contents register 22.

More particularly, the shift register 18 serially receives samples of the input signal 15 clocked at the previously mentioned preferred rate of 160 MHz, which is much higher than the 10 MHz fundamental data bit rate of the input signal 15. Thus, the shift register 18 records sixteen samples per bit of the input signal 15.

In the embodiment being discussed, the shift register 18 is 112 stages long. This length is determined by the Ethernet specification for clock skew, which must be no greater than 0.01 percent of the 10 MHz nominal clock rate, and by the Ethernet 1518-byte maximum packet length. In particular, the length of the shift register 18 is dictated by the absolute maximum possible difference in time duration between the local reference signal 13 and the clock embedded in the input signal 15 over the maximum possible packet length of 1518 bytes. Other signalling specifications require a shift register having a different number of bits; the criteria which must be met is that the window pointer register 28 never point beyond either end of the shift register 18.

The funnel selector 20 passes, to the window contents register 22, the contents of a contiguous group, or window, of samples stored in the shift register 18. The position of this window is controlled by the pointer register 28. In the preferred embodiment, the window passed by the funnel selector 20 is nine samples wide, which corresponds to the number of samples taken over a period equal to one-half the nominal input signal 15 data bit time of 100 ns. Thus, for example, if the sample position value "47" is fed to the funnel selector 20 by the window pointer 28, to indicate an estimate of a mid-transition sample, the values of the nine samples in positions <43;51> of the shift register 18 are available at the output of the funnel selector 20. The range of possible values for the window pointer 28 is thus "4" through "107".

The window contents register 22 is periodically latched, at the fundamental input signal rate of 10 MHz, to provide a "snapshot" of the current transition, consisting of nine samples approximately centered about the transition. The nine sample bits of the window contents register 22 are then fed to the phase detector logic 24.

The decoded synchronous output signal 5 is available as any one of the bits of the window contents register 22.

One function of the phase detector logic 24 is to determine if the synchronous sampler 16 is phase-locked to the input signal 15. If so, there will only be a single transition within the nine samples of the window contents register 22, and a lock detect signal 34 is asserted. If there are multiple transitions or no transitions in the nine-sample window, it is assumed that synchronization has been lost, and the lock detect signal 34 is de-asserted.

If the synchronous sampler 16 is phase-locked,

another function of the phase detect logic 24 is to determine the distance of the single transition from the center of the window. The phase detector 24 outputs a phase error value 36 to the loop filter 26 indicating the amount of this error, in a manner which will be understood shortly.

The loop filter 26 in turn averages the phase error values 36 provided over a predetermined number of 10 MHz clock cycles, e.g. one-hundred and twenty eight, in order to prevent oscillations in the feedback loop formed by the shift register 18, funnel selector 20, contents register 22, phase detect logic 24, and window pointer register 28.

If, after averaging of the phase error values 36, a phase error is still present, the window pointer register 28 is either incremented (by asserting increment signal 38a) or decremented (by asserting decrement signal 38b), as indicated by the direction of the accumulated phase error. The loop thus tends to keep the value of the window pointer register 28 and hence the position of the funnel selector 20 such that the nine selected samples in the window remain centered about the transitions in the input signal 15.

Referring to Fig. 2, the shift register 18 is preferably implemented as a pair of eight-bit serial shift registers 162a and 162b, a pair of divide-by-eight circuits 164a and 164b, a pair of eight-bit parallel registers 166a and 166b, and six sixteen-bit parallel registers 168a-168f.

To provide the effective 160 MHz sampling rate mentioned in connection with Fig. 1, each of the two shift registers 162a and 162b is actually clocked at an 80 MHz rate, with the two shift registers operating one hundred-and-eighty degrees out of phase with each other. Thus, one shift register 162a is clocked on the positive-going edge of every cycle of the 80 MHz clock 161, and the other shift register 162b is clocked on its negative-going edge. An inverter 170 at the clock input of the shift register 162b provides the required phase difference. The two registers 162a and 162b thus collectively sample the input signal 15 at 160 MHz, for a sample spacing of 6.25 ns.

The two 80 MHz clock signals are in turn divided by the divide-by-eight circuits 164a and 164b, to derive clock signals 165a and 165b which clock the contents of the register 162a and 162b into the registers 166a and 166b. The clock signals 165a and 165b are thus 10 MHz signals having slightly different phases, e.g., they are offset by 6.25 ns. The contents of the eight-bit registers 166a and 166b thus change only every 100 ns, in synchronism with the positive-and-negative going edges of the input 80 MHz clock signal 161, respectively.

The eight-bit parallel registers 166a and 166b are used as the first sixteen stages of the shift register 18. Register 166a thus collects odd-numbered samples and register 166b even-numbered samples; as shown in Fig. 2, their outputs are rearranged in the proper

time sequence before being latched by register 168a.

The cascaded sixteen-bit parallel registers 166a through 166f are clocked by the 10 MHz clock signal 165b to provide the remaining stages of the shift register 18.

The foregoing embodiment of the shift register 18 minimizes the amount of logic circuitry which must switch at the relatively high frequency of 80 MHz with no loss of information. Only the eight-bit shift registers 162a and 162b need to be clocked at this high rate to initially capture the incoming samples. Since the eventual destination of the contents of the shift register 18, namely the window contents register 22, is clocked at a 10 MHz rate, once the incoming samples are captured, the later stages of the shift register may be clocked in parallel, at the 10 MHz rate. By implementing the shift register 18 in this way, a significantly lower power dissipation results.

Fig. 3 is a function table which describes the logical operation of the phase detect logic 24. The phase detect logic 24 accepts the nine samples from the window contents register 22. As explained above, if only a single transition is present in the window contents, then the lock detector signal 24 is asserted, as indicated by the ones in the second column of the table. With any other combination of input bits, the lock detect signal is set to zero.

The other function of the phase detect logic 24 is to indicate the extent of any current phase offset, i.e. the distance of the transitions in the input signal 15 from the center of the window. The phase error value 36 is thus a number proportional to the distance of such transitions from the center of the window. For example, considering the third entry in the function table of Fig. 3, a sample bit group in the window content register 22 consisting of "000000011", that is, a group having a transition between bit numbers 2 and 1, is approximately two and one-half sample positions later than the desired perfectly-locked position in the center of position 4. To allow the use of integers to specify the offset of one-half of a bit, the offset is indicated by the value "-5", or twice the actual offset.

As in any conventional phase locked loop, the loop filter 26 averages the feedback error and thus minimizes the loop's response to noise. As shown in Fig. 4, the loop filter 26 preferably consists of a signed ten-bit accumulator 122, a seven-bit counter 124, and a filter logic circuit 126.

The signed ten-bit accumulator 122 receives the phase error signal 36 and the 10 MHz clock signal 165b. Upon every cycle of the clock signal 165b, the phase error output 36 is added to the value presently in the accumulator 122.

The seven-bit counter 124 is initialized to the value "4F" hexadecimal (hex) and is incremented upon every positive edge of the 10 MHz clock 165b.

The filter logic 126 controls the resetting of the accumulator 122 and seven-bit counter 124. It examines

the value in the accumulator 122 at appropriate times, in order to determine the state of the window pointer increment signal 38a and window pointer decrement signals 38b which control the values in the window pointer register 28.

Initially, the loop operates in a capture mode, when a system reset pulse provided by the initialization logic 30. This clears the accumulator 122. In this mode, whenever the filter counter 124 reaches the values of "5F", "6F", and "7F" (hex), or once every sixteen clock cycles, the accumulator 122 also cleared by the filter logic 126.

Whenever the accumulator 122 is cleared, the previous value in the accumulator 122 is examined by the filter logic 126 to determine whether it is greater than "15" (decimal) or less than -16 (decimal). If it indeed is greater, or less than these, respective values, the window pointer register 28 is incremented or decremented, by asserting either the pointer increment signal 38a or pointer decrement signal 38b, according to the direction of the error.

The capture mode is terminated when the seven-bit counter 124 first reaches a terminal count, that is, its first transition from the value "7F" (hex) to "00" (hex). The filter logic 126 then enters the steady-state mode. The time constant of the loop is lengthened in this mode, by clearing the accumulator 122 only when the counter 124 reaches a terminal count value of 7F (hex), e.g. every one-hundred and twenty-eight cycles. The window pointer 28 is also incremented or decremented in this mode only if the contents of the accumulator 122 are greater than 127 (decimal) or less than -128 (decimal), respectively.

As previously explained, the window pointer register 28 determines which nine contiguous samples of the shift register 18 are fed to the window contents register 18. However, the window pointer 28 must typically be set to an initial value when an input signal 15 is first detected, to minimize the loop start-up phase error. Accordingly, whenever the initialization logic 30 detects the presence of a new input signal 15, the window pointer 28 is set so that it points to a transition in sample positions "47" through "64" of the 112-stage shift register 18. In other words, when the initialization logic 30 detects an input signal 15, the shift register 18 is allowed to clock-in the first 112 samples. The contents of the shift register 18 are then examined by the initialization logic 30 to locate the transition nearest the center of the shift register 18. The position of this transition is then used to initialize the window pointer 28.

Upon receipt of a new input signal 15, the initialization logic 30 also forwards a system reset signal to the loop filter 22, in order for its internal filter logic 126 to perform the capture functions as previously explained.

The foregoing description has been limited to a specific embodiment of this invention. It will be appa-

rent, however, that variations and modifications may be made to the invention, with the attainment of some or all of its advantages. Therefore, it is the object of the appended claims to cover all such variations and modifications as come within the true spirit and scope of the invention.

## Claims

1. A synchronous decoder for decoding a self-clocking incoming signal in a packet-type communication system, the synchronous decoder comprising:
  - means for providing a reference clock signal having a clock rate much greater than the clock rate of the incoming signal;
  - shift register means, having a plurality of stages, for storing samples of the incoming signal in synchronism with the reference clock signal;
  - means for selecting a contiguous subset of the samples stored in the shift register from a selected position of the shift register;
  - means, responsive to the contiguous subset of samples from the shift register, for maintaining an accumulated phase error; and
  - means, responsive to the accumulated phase error, for adjusting the selected position from which the contiguous samples are selected.
2. A synchronous decoder as in claim 1 wherein the shift register means has a sufficient number of stages, so that the selected position does not move beyond either a first stage or last stage of the shift register.
3. A synchronous decoder as in claim 1 wherein the shift register means has a sufficient number of stages, so that if the difference in the clock rate of the reference clock signal and the clock rate of a clock signal embedded in the self-clocking incoming signal is at a maximum expected value, a sufficient number of samples of the incoming signal are stored in the shift register means to accommodate the selected position.
4. A synchronous decoder as in claim 1 wherein the selecting means includes a funnel selector, connected to the shift register, for providing a window contents value consisting of the sample values from a plurality of contiguous stages of the shift register, the position of the contiguous stages selected thereby being determined by the value of a window pointer register.
5. A synchronous decoder as in claim 3 wherein the means for adjusting the accumulated phase error additionally comprises:

means, connected to receive the average error value, for incrementing or decrementing the window pointer register in accordance with changes in the average error value.

6. A synchronous decoder as in claim 1 wherein the position of the contiguous stages selected by the selecting means tends to remain in a predetermined position.
7. A synchronous decoder for use in a packet-type communication system, the synchronous decoder comprising:
  - means for providing a reference clock signal having a clock rate much greater than the clock rate of an incoming signal;
  - a shift register, having a clock input connected to the reference clock signal, and a first stage data input connected to receive the incoming signal;
  - funnel selector means, connected to the shift register, for providing a window contents value consisting of the sample values from a plurality of contiguous stages of the shift register, the position of the contiguous stages selected thereby being determined by the value of a window pointer register;
  - phase detector means, for determining the location of a level transition as indicated by the values of adjacent bits in the window contents value having complementary logical values, and for providing an error value indicating the relative position of the level transition in the window contents register;
  - filter means, connected to receive successive error values, and to provide an average error value; and
  - means, connected to receive the average error value and to increment or decrement the window pointer in accordance with changes in the average error value, so that the level transition in the window contents register tends to remain in a predetermined position.
8. A synchronous decoder as in claim 7 wherein the shift register has a sufficient number of stages, so that the selected position does not move beyond either a first stage or last stage of the shift register.
9. A synchronous decoder as in claim 1 wherein the shift register has a sufficient number of stages, so that if the difference in the clock rate of the reference clock signal and the clock rate of a clock signal embedded in the self-clocking incoming signal is at a maximum expected value, a sufficient number of samples of the incoming signal are stored in the shift register means to accom-

- modate the selected position.
10. A synchronous decoder as in claim 1 additionally comprising:  
means for asserting a phase lock signal when the window contents register contains a single transition.
11. A synchronous decoder as in claim 1 additionally comprising:  
means for de-asserting a phase lock signal when either no transitions or multiple transitions are present in the window contents register.
12. A synchronous decoder for use in a local area network that interconnects a plurality of devices, the devices transmitting signals over the network to each other, the transmitted signals having a self-clocking signalling format, and the transmitting signals each including data formatted into packets, having a maximum time duration wherein the synchronous decoder comprises:  
a local clock generator, for generating a local clock signal and a frequency-divided local clock signal, the local clock signal having a clock rate much greater than the fundamental clock rate of the transmitted signals, and the divided local reference signal having a clock rate the same as the fundamental clock rate of the transmitted signals;  
a multiple-stage shift register, connected to receive the local clock signal at a clock control input, and connected to receive an incoming digital signal at a first stage input, so that the incoming digital signal is sampled at a rate much greater than its fundamental clock rate;  
a window pointer register, for storing a window pointer value;  
funnel selector means, connected to the shift register and the window pointer register, for selecting the sample values from a number of adjacent stages of the shift register, the location of the adjacent sample values being controlled by the value of the window pointer register, and the number of stages selected thereby corresponding to at least one half the fundamental bit duration of the incoming digital signal;  
a window contents register, for latching the output of the funnel selector in synchronism with the frequency-divided local clock signal;  
output selector means, connected to the window contents register, for selecting a predetermined sample thereof to provide a decoded output signal;  
phase detector means, for receiving the output of the window register, and for providing a phase error value dependent upon the position of a transition in the window register as indicated by
- 5 adjacent samples having complementary values, and for asserting a phase lock signal when the window register contains a single transition, and for de-asserting a phase lock signal when either no transitions or multiple transitions are present in the window register;
- 10 loop filter means, for averaging the phase error values output by the phase error means, comprising an accumulator which accumulates successive phase error values in synchronism with the frequency-divided local clock signal, and for providing an average phase error value; and  
means for incrementing the value of the window pointer register when the average phase error indicates that the window register is phase-lagging, and for decrementing the value of the window pointer register when the average phase error value indicates the window register is phase-leading.
- 15 20 25 30 35 40 45 50 55 60 65 70 75 80 85 90 95 100 105 110 115 120 125 130 135 140 145 150 155 160 165 170 175 180 185 190 195 200 205 210 215 220 225 230 235 240 245 250 255 260 265 270 275 280 285 290 295 300 305 310 315 320 325 330 335 340 345 350 355 360 365 370 375 380 385 390 395 400 405 410 415 420 425 430 435 440 445 450 455 460 465 470 475 480 485 490 495 500 505 510 515 520 525 530 535 540 545 550 555 560 565 570 575 580 585 590 595 600 605 610 615 620 625 630 635 640 645 650 655 660 665 670 675 680 685 690 695 700 705 710 715 720 725 730 735 740 745 750 755 760 765 770 775 780 785 790 795 800 805 810 815 820 825 830 835 840 845 850 855 860 865 870 875 880 885 890 895 900 905 910 915 920 925 930 935 940 945 950 955 960 965 970 975 980 985 990 995 1000 1005 1010 1015 1020 1025 1030 1035 1040 1045 1050 1055 1060 1065 1070 1075 1080 1085 1090 1095 1100 1105 1110 1115 1120 1125 1130 1135 1140 1145 1150 1155 1160 1165 1170 1175 1180 1185 1190 1195 1200 1205 1210 1215 1220 1225 1230 1235 1240 1245 1250 1255 1260 1265 1270 1275 1280 1285 1290 1295 1300 1305 1310 1315 1320 1325 1330 1335 1340 1345 1350 1355 1360 1365 1370 1375 1380 1385 1390 1395 1400 1405 1410 1415 1420 1425 1430 1435 1440 1445 1450 1455 1460 1465 1470 1475 1480 1485 1490 1495 1500 1505 1510 1515 1520 1525 1530 1535 1540 1545 1550 1555 1560 1565 1570 1575 1580 1585 1590 1595 1600 1605 1610 1615 1620 1625 1630 1635 1640 1645 1650 1655 1660 1665 1670 1675 1680 1685 1690 1695 1700 1705 1710 1715 1720 1725 1730 1735 1740 1745 1750 1755 1760 1765 1770 1775 1780 1785 1790 1795 1800 1805 1810 1815 1820 1825 1830 1835 1840 1845 1850 1855 1860 1865 1870 1875 1880 1885 1890 1895 1900 1905 1910 1915 1920 1925 1930 1935 1940 1945 1950 1955 1960 1965 1970 1975 1980 1985 1990 1995 2000 2005 2010 2015 2020 2025 2030 2035 2040 2045 2050 2055 2060 2065 2070 2075 2080 2085 2090 2095 2100 2105 2110 2115 2120 2125 2130 2135 2140 2145 2150 2155 2160 2165 2170 2175 2180 2185 2190 2195 2200 2205 2210 2215 2220 2225 2230 2235 2240 2245 2250 2255 2260 2265 2270 2275 2280 2285 2290 2295 2300 2305 2310 2315 2320 2325 2330 2335 2340 2345 2350 2355 2360 2365 2370 2375 2380 2385 2390 2395 2400 2405 2410 2415 2420 2425 2430 2435 2440 2445 2450 2455 2460 2465 2470 2475 2480 2485 2490 2495 2500 2505 2510 2515 2520 2525 2530 2535 2540 2545 2550 2555 2560 2565 2570 2575 2580 2585 2590 2595 2600 2605 2610 2615 2620 2625 2630 2635 2640 2645 2650 2655 2660 2665 2670 2675 2680 2685 2690 2695 2700 2705 2710 2715 2720 2725 2730 2735 2740 2745 2750 2755 2760 2765 2770 2775 2780 2785 2790 2795 2800 2805 2810 2815 2820 2825 2830 2835 2840 2845 2850 2855 2860 2865 2870 2875 2880 2885 2890 2895 2900 2905 2910 2915 2920 2925 2930 2935 2940 2945 2950 2955 2960 2965 2970 2975 2980 2985 2990 2995 3000 3005 3010 3015 3020 3025 3030 3035 3040 3045 3050 3055 3060 3065 3070 3075 3080 3085 3090 3095 3100 3105 3110 3115 3120 3125 3130 3135 3140 3145 3150 3155 3160 3165 3170 3175 3180 3185 3190 3195 3200 3205 3210 3215 3220 3225 3230 3235 3240 3245 3250 3255 3260 3265 3270 3275 3280 3285 3290 3295 3300 3305 3310 3315 3320 3325 3330 3335 3340 3345 3350 3355 3360 3365 3370 3375 3380 3385 3390 3395 3400 3405 3410 3415 3420 3425 3430 3435 3440 3445 3450 3455 3460 3465 3470 3475 3480 3485 3490 3495 3500 3505 3510 3515 3520 3525 3530 3535 3540 3545 3550 3555 3560 3565 3570 3575 3580 3585 3590 3595 3600 3605 3610 3615 3620 3625 3630 3635 3640 3645 3650 3655 3660 3665 3670 3675 3680 3685 3690 3695 3700 3705 3710 3715 3720 3725 3730 3735 3740 3745 3750 3755 3760 3765 3770 3775 3780 3785 3790 3795 3800 3805 3810 3815 3820 3825 3830 3835 3840 3845 3850 3855 3860 3865 3870 3875 3880 3885 3890 3895 3900 3905 3910 3915 3920 3925 3930 3935 3940 3945 3950 3955 3960 3965 3970 3975 3980 3985 3990 3995 4000 4005 4010 4015 4020 4025 4030 4035 4040 4045 4050 4055 4060 4065 4070 4075 4080 4085 4090 4095 4100 4105 4110 4115 4120 4125 4130 4135 4140 4145 4150 4155 4160 4165 4170 4175 4180 4185 4190 4195 4200 4205 4210 4215 4220 4225 4230 4235 4240 4245 4250 4255 4260 4265 4270 4275 4280 4285 4290 4295 4300 4305 4310 4315 4320 4325 4330 4335 4340 4345 4350 4355 4360 4365 4370 4375 4380 4385 4390 4395 4400 4405 4410 4415 4420 4425 4430 4435 4440 4445 4450 4455 4460 4465 4470 4475 4480 4485 4490 4495 4500 4505 4510 4515 4520 4525 4530 4535 4540 4545 4550 4555 4560 4565 4570 4575 4580 4585 4590 4595 4600 4605 4610 4615 4620 4625 4630 4635 4640 4645 4650 4655 4660 4665 4670 4675 4680 4685 4690 4695 4700 4705 4710 4715 4720 4725 4730 4735 4740 4745 4750 4755 4760 4765 4770 4775 4780 4785 4790 4795 4800 4805 4810 4815 4820 4825 4830 4835 4840 4845 4850 4855 4860 4865 4870 4875 4880 4885 4890 4895 4900 4905 4910 4915 4920 4925 4930 4935 4940 4945 4950 4955 4960 4965 4970 4975 4980 4985 4990 4995 5000 5005 5010 5015 5020 5025 5030 5035 5040 5045 5050 5055 5060 5065 5070 5075 5080 5085 5090 5095 50100 50105 50110 50115 50120 50125 50130 50135 50140 50145 50150 50155 50160 50165 50170 50175 50180 50185 50190 50195 50200 50205 50210 50215 50220 50225 50230 50235 50240 50245 50250 50255 50260 50265 50270 50275 50280 50285 50290 50295 50300 50305 50310 50315 50320 50325 50330 50335 50340 50345 50350 50355 50360 50365 50370 50375 50380 50385 50390 50395 50400 50405 50410 50415 50420 50425 50430 50435 50440 50445 50450 50455 50460 50465 50470 50475 50480 50485 50490 50495 50500 50505 50510 50515 50520 50525 50530 50535 50540 50545 50550 50555 50560 50565 50570 50575 50580 50585 50590 50595 50600 50605 50610 50615 50620 50625 50630 50635 50640 50645 50650 50655 50660 50665 50670 50675 50680 50685 50690 50695 50700 50705 50710 50715 50720 50725 50730 50735 50740 50745 50750 50755 50760 50765 50770 50775 50780 50785 50790 50795 50800 50805 50810 50815 50820 50825 50830 50835 50840 50845 50850 50855 50860 50865 50870 50875 50880 50885 50890 50895 50900 50905 50910 50915 50920 50925 50930 50935 50940 50945 50950 50955 50960 50965 50970 50975 50980 50985 50990 50995 501000 501005 501010 501015 501020 501025 501030 501035 501040 501045 501050 501055 501060 501065 501070 501075 501080 501085 501090 501095 501100 501105 501110 501115 501120 501125 501130 501135 501140 501145 501150 501155 501160 501165 501170 501175 501180 501185 501190 501195 501200 501205 501210 501215 501220 501225 501230 501235 501240 501245 501250 501255 501260 501265 501270 501275 501280 501285 501290 501295 501300 501305 501310 501315 501320 501325 501330 501335 501340 501345 501350 501355 501360 501365 501370 501375 501380 501385 501390 501395 501400 501405 501410 501415 501420 501425 501430 501435 501440 501445 501450 501455 501460 501465 501470 501475 501480 501485 501490 501495 501500 501505 501510 501515 501520 501525 501530 501535 501540 501545 501550 501555 501560 501565 501570 501575 501580 501585 501590 501595 501600 501605 501610 501615 501620 501625 501630 501635 501640 501645 501650 501655 501660 501665 501670 501675 501680 501685 501690 501695 501700 501705 501710 501715 501720 501725 501730 501735 501740 501745 501750 501755 501760 501765 501770 501775 501780 501785 501790 501795 501800 501805 501810 501815 501820 501825 501830 501835 501840 501845 501850 501855 501860 501865 501870 501875 501880 501885 501890 501895 501900 501905 501910 501915 501920 501925 501930 501935 501940 501945 501950 501955 501960 501965 501970 501975 501980 501985 501990 501995 502000 502005 502010 502015 502020 502025 502030 502035 502040 502045 502050 502055 502060 502065 502070 502075 502080 502085 502090 502095 502100 502105 502110 502115 502120 502125 502130 502135 502140 502145 502150 502155 502160 502165 502170 502175 502180 502185 502190 502195 502200 502205 502210 502215 502220 502225 502230 502235 502240 502245 502250 502255 502260 502265 502270 502275 502280 502285 502290 502295 502300 502305 502310 502315 502320 502325 502330 502335 502340 502345 502350 502355 502360 502365 502370 502375 502380 502385 502390 502395 502400 502405 502410 502415 502420 502425 502430 502435 502440 502445 502450 502455 502460 502465 502470 502475 502480 502485 502490 502495 502500 502505 502510 502515 502520 502525 502530 502535 502540 502545 502550 502555 502560 502565 502570 502575 502580 502585 502590 502595 502600 502605 502610 502615 502620 502625 502630 502635 502640 502645 502650 502655 502660 502665 502670 502675 502680 502685 502690 502695 502700 502705 502710 502715 502720 502725 502730 502735 502740 502745 502750 502755 502760 502765 502770 502775 502780 502785 502790 502795 502800 502805 502810 502815 502820 502825 502830 502835 502840 502845 502850 502855 502860 502865 502870 502875 502880 502885 502890 502895 502900 502905 502910 502915 502920 502925 502930 502935 502940 502945 502950 502955 502960 502965 502970 502975 502980 502985 502990 502995 503000 503005 503010 503015 503020 503025 503030 503035 503040 503045 503050 503055 503060 503065 503070 503075 503080 503085 503090 503095 503100 503105 503110 503115 503120 503125 503130 503135 503140 503145 503150 503155 503160 503165 503170 503175 503180 503185 503190 503195 503200 503205 503210 503215 503220 503225 503230 503235 503240 503245 503250 503255 503260 503265 503270 503275 503280 503285 503290 503295 503300 503305 503310 503315 503320 503325 503330 503335 503340 503345 503350 503355 503360 503365 503370 503375 503380 503385 503390 503395 503400 503405 503410 503415 503420 503425 503430 503435 503440 503445 503450 503455 503460 503465 503470 503475 503480 503485 503490 503495 503500 503505 503510 503515 503520 503525 503530 503535 503540 503545 503550 503555 503560 503565 503570 503575 503580 503585 503590 503595 503600 503605 503610 503615 503620 503625 503630 503635 503640 503645 503650 503655 503660 503665 503670 503675 503680 503685 503690 503695 503700 503705 503710 503715 503720 503725 503730 503735 503740 503745 503750 503755 503760 503765 503770 503775 503780 503785 503790 503795 503800 503805 503810 503815 503820 503825 503830 503835 503840 503845 503850 503855 503860 503865 503870 503875 503880 503885 503890 503895 503900 503905 503910 503915 503920 503925 503930 503935 503940 503945 503950 503955 503960 503965 503970 503975 503980 503985 503990 503995 504000 504005 504010 504015 504020 504025 504030 504035 504040 504045 504050 504055 504060 504065 504070 504075 504080 504085 504090 504095 504100 504105 504110 504115 504120 504125 504130 504135 504140 504145 504150 504155 504160 504165 504170 504175 504180 504185 504190 504195 504200 504205 504210 504215 504220 504225 504230 504235 504240 504245 504250 504255 504260 504265 504270 504275 504280 504285 504290 504295 504300 504305 504310 504315 504320 504325 504330 504335 504340 50434

ference in the clock rate of the reference clock signal and the clock rate of a clock signal embedded in the self-clocking incoming signal is at a maximum expected value, a sufficient number of samples of the incoming signal are stored in the shift register to accommodate the selected position.

17. A method as in claim 14 wherein the shift register has a sufficient number of stages, so that if the difference in the clock rate of the reference clock signal and the clock rate of a clock signal embedded in the self-clocking incoming signal is at a maximum expected value, a sufficient number of samples of the incoming signal are always stored in the shift register means, and so that the selected position does not change beyond either a first stage or last stage of the shift register.

18. A method as in claim 14 wherein the step of selecting a contiguous subset of samples provides a window contents value consisting of the sample values from a plurality of contiguous stages of the shift register, the position of the contiguous stages selected thereby being determined by the value of a window pointer register.

19. A method as in claim 14 additionally comprising the step of:  
incrementing or decrementing the window pointer register in accordance with changes in the average error value, so that the position of the contiguous stage selected thereby tends to remain in a predetermined position.

20. A method as in claim 19 additionally comprising the steps of:  
asserting a phase lock signal when the window contents register contains a single transition; and  
de-asserting a phase lock signal when either no transitions or multiple transitions are present in the window contents register.

5

10

15

20

25

30

35


40

45

50

55

8



—  
FIG.




FIG. 2

Phase detect function table

input from 22 876543210	LOCK DET 34	3210	output 36	decimal
000000001	-	-	1001	-7
11111110	-	-	1001	-7
000000011	-	-	1011	-5
11111100	-	-	1011	-5
0000000111	-	-	1101	-3
11111000	-	-	1101	-3
00000111	-	-	1111	-1
111110000	-	-	1111	-1
00001111	-	-	1111	-1
any other combination	0	XXXX	X	




FIG. 4



(12)

## EUROPEAN PATENT APPLICATION

(21) Application number: 92400968.1

(51) Int. Cl.<sup>5</sup>: H04L 25/49, H04L 7/033,  
H04L 25/38

(22) Date of filing: 07.04.92

(30) Priority: 08.04.91 US 682059

(72) Inventor: Engelse, Willem  
P.O. Box 373  
Townsend, Massachusetts 01469 (US)

(43) Date of publication of application:  
14.10.92 Bulletin 92/42

(74) Representative: Mongrédiens, André et al  
c/o SOCIETE DE PROTECTION DES  
INVENTIONS 25, rue de Ponthieu  
F-75008 Paris (FR)

(84) Designated Contracting States:  
DE FR GB IT

(88) Date of deferred publication of search report:  
02.06.93 Bulletin 93/22

(71) Applicant: DIGITAL EQUIPMENT  
CORPORATION  
146 Main Street  
Maynard, Massachusetts 01745 (US)

### (54) A synchronous decoder for self-clocking signals.

(57) The invention is a synchronous decoder for self-clocking signals which uses a single, high frequency reference clock signal. The incoming signal is sampled at a very high rate; a shift register temporarily stores the incoming samples. A window pointer register selects a particular bit of the shift register as the output signal. The position of the window pointer is maintained by a feedback loop which tracks any phase error in the incoming signal and shifts the window pointer accordingly. As a result, the output signal remains in phase lock with the incoming signal.




FIG. 1

EP 0 508 885 A3

Jouve, 18, rue Saint-Denis, 75001 PARIS



European Patent  
Office

## EUROPEAN SEARCH REPORT

Application Number

EP 92 40 0968

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. Cl.5)
Y	EP-A-0 383 557 (BT) * abstract *	1,14	H04L25/49
A	* column 1, line 56 - column 2, line 27; figures 3,5 *	2,4-8, 12,15, 18,19	H04L7/033 H04L25/38
Y	US-A-4 012 598 (WILEY)	---	
A	* column 1, line 50 - column 2, line 2; figures 1-3 *	1,14 7,12	
A	EP-A-0 389 697 (IBM)	---	
	* column 1, line 23 - line 43 * * column 2, line 21 - line 46 * * column 4, line 4 - line 16 * * column 5, line 26; claims 1,8; figures 1,6 *	1,7,12, 14	
A	US-A-4 653 075 (WISNIEWSKI)	---	1,7,12, 14
	* abstract * * column 1, line 56 - column 2, line 27 *	-----	TECHNICAL FIELDS SEARCHED (Int. Cl.5)
			H04L
<p>The present search report has been drawn up for all claims</p>			
Place of search	Date of completion of the search	Examiner	
THE HAGUE	29 MARCH 1993	WAGNER U.	
CATEGORY OF CITED DOCUMENTS		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons ..... & : member of the same patent family, corresponding document	
X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document			

ORIGINAL  
NO MARGINALIA

**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

**BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- BLACK BORDERS**
- IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- FADED TEXT OR DRAWING**
- BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- SKEWED/SLANTED IMAGES**
- COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- GRAY SCALE DOCUMENTS**
- LINES OR MARKS ON ORIGINAL DOCUMENT**
- REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- OTHER:** \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.

This Page Blank (uspto)